IN THE CLAIMS 1 2 Please amend Claim 1 as follows. 3 (Currently Amended) A memory unit comprising: 5 1. a memory portion having storage units for storing 6 7 data bits: 8 a memory portion for storing error correction 9 bits; 10 an error checking and correction unit; and registers to hold the location of one or more 11 12 corrected bits; wherein the error checking and correction unit 13 14 includes circuitry for requesting an interrupt and/or for setting a flag which is polled, when a memory location of a 15 failing bit is correctable. 16 17 18 Please cancel Claim 2. 19 2. The memory unit as recited in 20 (Cancelled) claim 1 wherein the error checking and correction unit 21 includes circuitry for requesting an interrupt and/or for 22 setting a flag which can be polled, when a failing bit can 23 be-corrected. 24 25 Please amend Claim 3 as follows. 26 27 (Currently Amended) The memory unit as recited in 28 3. claim 1 wherein the error detection and correction unit 29 includes circuitry for requesting an abort condition when a 30

failing bit memory location is detected which can not be 2 corrected. 3 Please amend Claim 4 as follows. 4 5 6 4. (Currently Amended) The memory unit as recited in claim $\frac{2}{3}$ wherein the memory is composed of storage units 7 storing data bits that can be are set to one of two states, wherein any of the data bits may be are changed to a first state independently of the other bits, the resulting state 10 11 being a programmed state, wherein all of the data bits of a plurality of data bits must be set to the second state 12 simultaneously, the second state being an erased state, the 13 memory unit further comprising: 14 circuitry to store the location of a correctable 15 16 memory location error; and circuitry to generate an interrupt request; 17 circuitry to set a flag bit only when the correctable 18 memory location error is a bit that has been changed from 19 the programmed state to the erased state. 20 21 22 Please withdraw Claim 5. 23 A memory unit comprising: 24 (Withdrawn) 25 storage units storing data bits; storage units storing error checking and correction 26 bits; and 27 an error detection and correction unit wherein the 28 memory unit contains circuitry to optionally exclude the 29 condition where all of the data bits and error detection 30

```
and correction bits are in the erased state from generating
2
    bit correction.
3
   Please withdraw Claim 6.
4
5
         6.
              (Withdrawn) A memory unit comprising:
6
              storage units for storing data bits;
7
              storage units for storing error correction bits;
8
              an error detection and correction unit;
9
              circuitry to optionally exclude the condition
10
    where all of the data bits and error detection and
11
    correction bits are in the programmed state from generating
12
    bit correction.
13
14
15
    Please amend Claim 7 as follows.
16
17
         7.
              (Currently Amended) A data processing system, the
    data processing system comprising:
18
              a central processing unit; and
19
              a memory unit, the memory unit including:
20
                   a main memory, the main memory storing data
21
    signal groups in a plurality of addresses;
22
                   an error checking and correction memory, the
23
    error checking and correction memory storing error
24
    correcting signals for each data signal group in the main
25
    memory at the same address in the error checking and
26
    correction code memory;
27
                   an error checking and correction apparatus
28
    for identifying and correcting at least one error in a
29
```

```
memory location of a data group accessed by a read
2
   operation; and
                   a failing bit apparatus, the failing bit
3
    apparatus identifying when a correctable error is the
4
5
    result of a failing bit memory location.
6
   Please amend claim 8 as follows.
7
8
         8.
              (Currently Amended) The data processing system as
    recited in claim 7 wherein the failing bit apparatus
10
    includes:
11
              an address storage unit;
12
              a correction pattern storage unit; and
13
              an interrupt flag unit, the interrupt flag unit
14
    issuing an interrupt flag when an error is detected that
15
    can be is the result of failing bit memory location.
16
17
                             The data processing system as
         9.
              (Original)
18
    recited in claim 8 further comprising an all logic "1"s
19
    detection unit for determining whether all of the signals
20
    from a main memory and error checking and correction memory
21
    are all logic "1".
22
23
                             The data processing system as
         10.
              (Original)
24
25
    recited in claim 7 wherein the main memory and the error
    checking and correction memory are implemented in a
26
    technology selected from the group consisting of flash
27
    technology and EEPROM technology.
28
29
```

Please withdraw claim 11. 1 2 11. (Withdrawn) A method of responding to an 3 4 error in a signal group retrieved from a non-volatile 5 memory unit, the method comprising: 6 when the error is correctable, correcting the error in the signal group using error checking and 7 correction techniques; and 8 when the error is consistent with a failing bit 9 position, restoring the charge associated with the bit 10 position. 11 12 Please withdraw Claim 12. 13 14 12. (Withdrawn) The method as recited in claim 11 15 16 wherein the restoring step includes the steps of: storing the address of the signal group having 17 the error; 18 storing the correction pattern identifying 19 location of the error in the signal group; and 20 providing an interrupt flag to the central 21 processing unit indicating the need to restore a bit 22 location in the memory unit. 23 24 Please withdraw Claim 13. 25 26 (Withdrawn) The method as recited in claim 11 27 13. further comprising implementing the main memory and the 28 29 error checking and correction memory in a technology

selected from the group consisting of flash technology and 2 EEPROM technology. 3 Please amend Claim 14 as follows. 4 5 14. (Currently Amended) A memory unit comprising: 6 a non-volatile main memory unit; 7 a non-volatile error memory for storing error 8 checking and correction signals for a signal group in the 9 main memory having the same address; 10 11 an error checking and correction apparatus, the error apparatus generating a correction pattern identifying 12 the location of an error in an addressed signal group and 13 the associated error signals, the error apparatus 14 generating a restore signal when the error is consistent 15 with a failing bit location; 16 a flag apparatus storing the associated 17 correction pattern and the associated address in response 18 to the restore signal, the flag apparatus generating an 19 interrupt flag in response to the restore signal. 20 21 22 Please amend Claim 15 as follows. 23 (Currently Amended) The memory unit as recited 24 25 in claim 14 wherein the stored correction pattern and the stored address are transferred to the central processor for 26 restoration of the failing bit memory location when the 27 central processing unit services the interrupt. 28 29

 $_{180542}$. $_{TI-34618}$ Page 7

16. (Original) The memory unit as recited in claim 14 wherein the error checking and correction apparatus includes an all logic "1"s detection unit, the 3 all logic "1"s detection unit determining when the signals stored in the main memory and in the error signal memory 5 are all logic "1"s. 6 7 17. The memory unit as recited in 8 (Original) claim 14 wherein the main memory and the error checking and correction memory are implemented in a technology selected 10 from the group consisting of flash technology and EEPROM 11 technology. 12 13